Graphene-Silicon Schottky Diodes
Chun-Chung Chen, Mehmet Aykol, Chia-Chi Chang, A. F. J. Levi, and Stephen B. Cronin*
Department of Electrical Engineering, University of Southern California, Los Angeles, California 90089, United States

ABSTRACT: We have fabricated graphene-silicon Schottky diodes by depositing mechanically exfoliated graphene on top of silicon substrates. The resulting current–voltage characteristics exhibit rectifying diode behavior with a barrier energy of 0.41 eV on n-type silicon and 0.45 eV on p-type silicon at the room temperature. The I–V characteristics measured at 100, 300, and 400 K indicate that temperature strongly influences the ideality factor of graphene–silicon Schottky diodes. The ideality factor, however, does not depend strongly on the number of graphene layers. The optical transparency of the thin graphene layer allows the underlying silicon substrate to absorb incident laser light and generate a photocurrent. Spatially resolved photocurrent measurements reveal the importance of inhomogeneity and series resistance in the devices.

KEYWORDS: Graphene, silicon, Schottky, diode, photocurrent

Extensive transport studies have been performed on individual-, double- and few-layer graphene,1–8 since it was first exfoliated from graphite onto dielectric substrates in 2004.9 Researchers have made p–n junctions by electrostatically gating single layer graphene (SLG).10–12 Because of its high electron mobility (200,000 cm²/V s), and high electric current carrying capacity (>10⁷ A/cm²), graphene is an excellent candidate for next-generation field effect transistors.13–17 Graphene has the advantages over carbon nanotubes of being naturally compatible with thin film processing, enabling large device areas and, hence, high operating powers. Also, graphene is more readily scalable and has lower contact resistance. Nagashio et al. have successfully evaluated the contact resistance between graphene and several most common electrodes, including Ti/Au, Cr/Au, and Ni, which are patterned and deposited on graphene using electron-beam lithography and electron gun evaporation. Through four probe measurements, the lowest contact resistance ∼500 Ω/µm was observed from the interface of graphene and Ni.18,19

Schottky barriers of energy ∼0.7 eV have been observed in graphene/graphene-oxide junctions and can be easily tuned by changing the oxidation temperature.20 Schottky barriers made from graphene nanoribbons have been simulated theoretically. In simulations performed by Jiménez et al., the Schottky barrier depletion width reduces and the tunneling current increases as the gate voltage increases.21,22 Epitaxially grown graphene/graphene-oxide junctions have also demonstrated Schottky diode behavior, as a consequence of the band gap in graphene oxide.23 While many previous studies have explored electronic transport in graphene, the Schottky barriers between graphene and silicon have not been studied thoroughly. Tongay et al. have observed the Schottky barriers at bulk HOPG graphite–silicon interfaces.24 Here, no photocurrents could be measured, and a comparison of n- and p-type substrates was not given in this prior work. Also, the local effect of light absorption on the I–V characteristics of graphene/silicon interfaces has not been studied. We present a detailed study of the graphene–silicon interface, including temperature dependence, graphene layer thickness dependence, and spatial mapping of photocurrents, which will likely be important for the future integration of graphene with silicon.

We fabricate graphene–silicon Schottky diodes by depositing graphene on top of the Si/SiO₂/Si₃N₄/Cr/Au structure shown in Figure 1a. To obtain a clean Si–graphene interface, the SiO₂ is removed by BOE 7:1 wet etching. The samples are then rinsed with DI water and baked on a hot plate at 120 °C to remove any water from the surface. After wet etching, we perform dry etching using CF₃, RIE.25 These processing steps remove the native oxide on the Si and passivate the surface.26 Graphene is then deposited by mechanical exfoliation in air. All samples were fabricated under the exact same conditions. While we have no way of knowing the precise atomic configuration at the Si–graphene interface, the dry etching step is crucial in order to fabricate devices with finite resistance exhibiting rectifying I–V characteristics. According to Bunch et al., graphene flakes are gas impermeable,27 which ensures that no further oxidation of the Si surface occurs at the Si–graphene interface through the graphene flakes once they are deposited. In addition, Chen et al. also demonstrated that graphene, grown by chemical vapor deposition on copper, is able to prevent the underlying copper surface from air oxidation,28 further corroborating that no oxidation is taking place after the graphene deposition. Since
the native oxide on silicon surfaces is usually less than 10 Å thick, the native oxide should only affect a very small region near the outer edge of the graphene device. We have evaluated the stability and time dependence of these devices by comparing the \(I/V\) characteristics taken immediately following device fabrication with those taken after one week in an ambient environment. This data is presented in the Supporting Information, which shows no change or degradation in \(I/V\) behavior, and therefore no increased oxide or tunnel barrier. To characterize the device, a bias voltage \(V_b\) is applied between the Au electrode and Si substrate, as shown in Figure 1a. All measurements were taken at room temperature and ambient conditions, unless otherwise stated.

A graphene bilayer deposited on an n-type Si substrate \((n \sim 2.5 \times 10^{15} \text{ cm}^{-3})\) with a Au electrode can be seen in the optical microscope and scanning electron microscope (SEM) images shown in Figure 1b,c. Figure 1b shows illumination from an approximately 0.5 \(\mu\)m diameter 532 nm wavelength laser spot.

Figure 2 is the measured \(I/V\) characteristics of the graphene–silicon device shown in Figure 1 taken with and without illumination. Here, the Au makes an Ohmic contact to the graphene, while the silicon–graphene interface forms a Schottky barrier, which exhibits rectifying behavior. The contact resistances between Au and graphene are estimated from four-probe measurements to be approximately \(212 \times 10^{-6} \Omega \ \text{cm}\) \[^{18,19} \]

On the basis of this result, the contact resistances between silicon and graphene are estimated to be \(\sim 73.6 \times 10^{-6} \Omega \ \text{cm}\) \[^{2}\] from the linear region of the \(I/V\) characteristics (from 0.6 to 1.0 V), as shown in Figure 2. The lower contact resistance indicates the bonding energy of graphene–silicon interface \(\sim 151 (\pm 28 \text{ mJ/cm}^2)\) is slightly higher than that of graphene–Au interface \(\sim 160 \text{ mJ/cm}^2\). \[^{30,31} \]

In these experiments, approximately 30 mW of laser power uniformly illuminate the graphene flake. The finite photocurrent and open circuit voltage can be seen more clearly in the inset, indicating photoexcitation of carriers and photocurrent generation.

Graphene bilayers deposited on the p-type Si substrates \((p \sim 1.25 \times 10^{14} \text{ cm}^{-3})\) were also studied. As shown in Figure 3, the \(I/V\) data of this device taken with and without uniform laser illumination exhibits rectifying behavior under negative applied voltages. In the inset of Figure 3, the rectifying \(I/V\) curve taken without illumination is enlarged, demonstrating the Schottky barrier formed between graphene and p-Si. In this device, a 250 \(\mu\)A photocurrent is observed at \(V_{bias} = 3 \text{ V}\) under 532 nm laser illumination.

Spatially mapped photocurrents were also measured on the graphene–silicon device shown in Figure 1. Figure 4a shows an optical image of the device, together with the grid used to measure the photocurrents shown in Figure 4b. Here, a 10 mW laser beam is focused to a 0.5 \(\mu\)m spot size and irradiated at every intersection of the grid, separately, while \(I/V\) data is taken. The photocurrent map presented in Figure 4b plots the current distribution over the device area at \(V_b = 0 \text{ V}\). The current map shows very weak photocurrent generation in regions without graphene, and the current tends to be higher in the region closer
The current—voltage characteristics of the graphene on n-type and p-type silicon devices were also measured at temperatures $T = 100$, $300$, and $400$ K without illumination, as shown in Figure 5. Here, the current increases as the temperature increases in both n-type and p-type devices, due to thermally excited electrons, which enhance the carrier concentration in the underlying silicon substrates. The current measured at $T = 400$ K is over 400 times that observed at $T = 100$ K in p-Si devices at $V_b = -3$ V, as shown more clearly in the inset of Figure 5b.

The current flowing across a Schottky diode can be expressed by the ideal diode equation

$$I = I_o \left( \frac{e^{V_{bias}}}{e^{n_i d T} - 1} \right)$$  \tag{1}$$

where $I_o$ is the reverse saturation current and $n_{id}$ is the ideality factor. For an ideal diode, $n_{id} = 1$, and $n_{id} > 1$ for nonideal diodes. A fit of the data shown in Figure 2 yields an ideality factor of 4.89. The ideality factors of several devices are listed in Table 1, and range from 4.89 to 7.69 for n-Si devices and 29.67 to 33.50 for p-Si devices at room temperature. The largest ideality factor among the n-Si diodes, 7.69, corresponds to a three layer graphene-silicon diode, however, no obvious dependence of the ideality factor on graphene layers was observed.

Figures 2 and 3 illustrate three major differences between n-Si and p-Si substrate graphene Schottky diodes, including turn-on bias, current intensity, and photocurrent. First, the n-Si device is turned on with a positive bias and p-Si device with a negative bias, due to the different majority carriers in the substrate. Second, the magnitude of the current density in the n-Si devices is significantly higher than those measured in the p-Si devices. For instance, the current density of sample N7P2 is $8.24 \times 10^6$ A/m$^2$ at $V_b = 1$ V, while that of sample P1P3 is only $4.59 \times 10^5$ A/m$^2$ at $V_b = -3$ V. The saturation current, $I_o$, in eq 1 can be expressed as

$$I_o = A^* T^2 e^{-\frac{\varphi_{Ba/p}}{k_B T}} A$$  \tag{2}$$

and

$$\varphi_{Ba/p} = \frac{k_B T}{e} \ln \left[ \frac{AA^* T^2}{I_o} \right]$$  \tag{3}$$

where $A$ is the graphene—Si contact area, $A^*$ is the effective Richardson’s constant, which is $112$ A cm$^{-2}$ K$^{-2}$ for n-Si and $32$ A cm$^{-2}$ K$^{-2}$ for p-Si substrates, and $\varphi_{Ba/p}$ is the Schottky barrier. From eqs 2 and 3, the Schottky barriers are estimated to be $0.41$ eV on average for the bilayer graphene n-Si devices and $0.44$ eV for the bilayer graphene p-Si device at 300 K, which is consistent with the higher current densities observed in n-Si devices versus p-Si devices. These values are considerably smaller than the Schottky barrier heights ($\sim 0.7$ eV) measured previously in graphene/graphene-oxide interfaces. The third difference between n-Si and p-Si devices is the photocurrent. Unlike the dark current, the photocurrent is more pronounced in p-Si devices (under positive bias) than in n-Si devices (under negative bias). The photocurrent in p-Si devices is $45.8 \mu A$ (under $V_{bias} = 1$ V and 30 mW uniform laser illumination), while it is only $11.7 \mu A$ in n-Si devices (under $V_{bias} = -1$ V and 30 mW uniform laser illumination). The steady-state photocurrent density of Schottky diode is expressed as

$$J_L = eW G_L$$  \tag{4}$$
Table 1. Summary of Data Taken on Several Different Graphene—Silicon Schottky Diodes

<table>
<thead>
<tr>
<th>sample</th>
<th>number of graphene layers</th>
<th>graphene—Si contact area (μm²)</th>
<th>substrates</th>
<th>ideality factor</th>
<th>φ_{bn/p} (eV)</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td>100 K</td>
<td>300 K</td>
</tr>
<tr>
<td>N7P1</td>
<td>2</td>
<td>64.2</td>
<td>n-Si</td>
<td>12.6</td>
<td>5.39</td>
</tr>
<tr>
<td>N7P2</td>
<td>2</td>
<td>24.2</td>
<td>n-Si</td>
<td>11.8</td>
<td>4.89</td>
</tr>
<tr>
<td>N7P3</td>
<td>2</td>
<td>19.0</td>
<td>n-Si</td>
<td>13.4</td>
<td>5.80</td>
</tr>
<tr>
<td>N5P1</td>
<td>3</td>
<td>92.0</td>
<td>n-Si</td>
<td>16.6</td>
<td>7.69</td>
</tr>
<tr>
<td>P1P3</td>
<td>2</td>
<td>16.9</td>
<td>p-Si</td>
<td>89.0</td>
<td>29.7</td>
</tr>
<tr>
<td>P1P1</td>
<td>multiple</td>
<td>57.9</td>
<td>p-Si</td>
<td>82.6</td>
<td>33.5</td>
</tr>
</tbody>
</table>

where \( G_1 \) is the generation rate of excess carriers, \( W \) is the space charge region width, and is expressed as

\[
W = \left( \frac{2\varepsilon_e (V_{bi} + V_R)}{C_0 N_d} \right)^{1/2}
\]

(5)

\[V_{bi} = \varphi_{bn/p} - \varphi_{n/p}
\]

(6)

and \( N_d (\sim 2.5 \times 10^{15} \text{ cm}^{-3}) \) and \( N_a (\sim 1.25 \times 10^{14} \text{ cm}^{-3}) \) are the carrier concentrations, \( \varepsilon_e \) is permittivity of silicon, \( V_R \) is the applied reverse-bias voltage, and \( N_c (\sim 2.8 \times 10^{19} \text{ cm}^{-3}) \) and \( N_e (\sim 1.09 \times 10^{15} \text{ cm}^{-3}) \) are the effective density of states functions in the conduction and valence bands.\(^\text{36}\) Taking, for example, samples N7P2 and P1P3 at \( V_R = -1 \text{ V} \) and 300 K, eqs S 5, 6, and 7 give \( \varphi_n = 0.242 \text{ eV} \), \( \varphi_p = 0.295 \text{ eV} \), and \( W(N7P2) = 9.51 \times 10^{-3} \text{ cm} \). \( W(P1P3) = 3.82 \times 10^{-4} \text{ cm} \). The contact area of sample N7P2 is 24.2 μm² and 16.9 μm² for sample P1P3; these result in the photocurrent ratio (\( I_{N7P2}/I_{P1P3} \)) to be 0.356, which is slightly higher than the experimental value (0.25S). However, the differences of space charge region width here are still believed to be the major factor for the higher photocurrents observed in p-Si devices. Equation 3 indicates that the ambient temperature has a major influence on the Schottky barriers. This can be seen in Table 1, which shows how Schottky barrier heights vary with temperature. Unlike the \( I-V \) characteristic shown in Figure 5, Table 1 indicates that the Schottky barriers decrease as the temperature decreases, while Figure 5 shows the current increases at high temperature. These results imply that the current intensity is dominated by thermal excitation instead of Schottky barriers height.

Figure 6 shows the \( I-V \) characteristics of a p-Si diode measured in air at 300 K before and after the device was annealed in vacuum at 200 °C for 20 h. The Raman spectra exhibit G band upshifts of 4.6 cm\(^{-1}\) and linewidth narrowing of 2.8 cm\(^{-1}\) after the vacuum annealing. According to Remero et al., graphene FET devices exposed in air for several days are found to be \( p \)-type and after kept in vacuum for 20 h at 200 °C, the devices became \( n \)-type.\(^\text{37}\) Therefore, the variations in the Raman spectra and \( I-V \) characteristics in vacuum shown in Figure 6 are believed to be due to the \( n \)-type doping of the graphene in vacuum.\(^\text{38}\) This \( n \)-type doping results in the observed G band upshift and line width narrowing, and causes a 0.036 eV increase in the Schottky barrier. This observation implies that the Schottky barrier between graphene and the underlying silicon substrate can be modified by individually dopping the graphene.

Strain in the intermediate region between the Si and gold contact regions could also affect the device transport characteristics. We have ruled out the possibility of strain in this intermediate region by measuring the Raman spectra, which show G band modes in the range of 1582 to 1585 cm\(^{-1}\), which is similar to normal unstrained graphene.\(^\text{39,40}\) Any appreciable strain would result in a significant downshift of this vibrational mode (14.2 cm\(^{-1}\) /% for single layer and 12.1 cm\(^{-1}\) /% for three layer graphene), as observed by Ni et al. and Yu et al.\(^\text{1,42}\)
In conclusion, the $I-V$ characteristics of graphene–silicon interfaces indicate that a Schottky barrier is formed at the interface between the graphene and silicon. The magnitude of the photocurrent flowing across the graphene–silicon devices is spatially dependent, possibly due to the in-plane series resistance of the graphene. The electrical current of these devices is also affected by the temperature. Devices at higher temperatures tend to conduct more strongly. Lastly, both current intensity and ideality factor do not show obvious dependence on the graphene thickness.

ASSOCIATED CONTENT

Supporting Information. Additional figure. This material is available free of charge via the Internet at http://pubs.acs.org.

ACKNOWLEDGMENT

This research was supported in part by DOE Award No. DE-FG02-07ER46376, NSF Award No. CBET-0854118, and ONR award No. N00014-10-1-0511. C.-C. Chen was supported as part of the Center for Energy Nanoscience, an Energy Frontier Research Center funded by the U.S. Department of Energy, Office of Science, Office of Basic Energy Sciences under Award Number DE-SC0001013.

REFERENCES

(22) Jimenez, D. Nanotechnology 2008, 19 (34), 345204.